UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,898,648 B2

APPLICATION NO. : 10/081652

DATED INVENTOR(S) : May 24, 2005 : Paul A. LaBerge

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

READS

SHOULD READ

45

Page 1 of 4

Title Page,

Item (54) Title:

"MEMORY BUS

--MEMORY BUS

POLARITY

POLARITY

INDICATOR SYSTEM

INDICATOR SYSTEM

AND METHOD FOR

AND METHOD FOR

REDUCING THE

REDUCING THE

AFFECTS OF

EFFECTS OF

SIMULTANEOUS

SIMULTANEOUS

SWITCHING OUTPUTS

SWITCHING OUTPUTS

(SSO) ON MEMORY

(SSO) ON MEMORY

BUS TIMING"

BUS TIMING--

Title Page,

Item (57), Line 7

"data contained each"

--data contained in each--

Column 1, Line 3

"THE AFFECTS OF"

--THE EFFECTS OF--

Column 1, Line 16

"system are clock"

--system are--

Column 2, Line 8

"in response rising"

--in response to rising--

Column 2, Line 36

"modem synchronous"

--modern synchronous--

Column 3, Lines 11-12

"thereby undesirable

--thereby undesirably

shifts"

shifts--

Column 4, Line 39

"of bits the data words"

-- of bits of the data words--

UNITED STATES PATENT AND TRADEMARK OFFICE CERTIFICATE OF CORRECTION

PATENT NO. : 6,898,648 B2 Page 2 of 4

APPLICATION NO.: 10/081652
DATED: May 24, 2005
INVENTOR(S): Paul A. LaBerge

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

	READS	SHOULD READ
Column 4, Line 51	"contained each read	contained in each read
	data"	data
Column 7, Line 14	"data bus DATA bus"	data bus DATA
Column 8, Line 54	"that in the memory"	that the memory
Column 8, Line 62	"would typically	would typically
	includes"	include
Column 9, Line 16	"for the inverted next"	or the inverted next
Column 9, Line 26	"is coupled to tell with"	is coupled with
Column 9, Line 32	"either the NDW<1:N>	either the NDW<1:N>
	for"	or
Column 9, Line 67	for" "determines number of	ordetermines the number
Column 9, Line 67		
Column 9, Line 67 Column 10, Line 12-13	"determines number of	determines the number
	"determines number of bits"	determines the number of bits
	"determines number of bits" "determines number of	determines the number of bitsdetermines the number
Column 10, Line 12-13	"determines number of bits" "determines number of bits"	determines the number of bitsdetermines the number of bits
Column 10, Line 12-13	"determines number of bits" "determines number of bits"	determines the number of bitsdetermines the number of bitsinverted D1-DM
Column 10, Line 12-13 Column 11, Line 6	"determines number of bits" "determines number of bits" "inverted DL-DM words"	determines the number of bitsdetermines the number of bitsinverted D1-DM words

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,898,648 B2

Page 3 of 4

APPLICATION NO. : 10/081652

DATED INVENTOR(S) : May 24, 2005 : Paul A. LaBerge

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

	READS	SHOULD READ
Column 11, Line 66	"inversion bit I1 bit is	inversion bit II is
	cleared"	cleared
Column 12, Line 17	"for an extra dedicated"	for extra dedicated
Column 12, Line 38	"there are 8 data word"	there are 8 data words
Column 12, Line 46	"in the DBI<1:*> may	in the DBI<1:8> word
	need"	may need
Column 13, Line 47	"such as output"	such output
Column 14, Line 23	"word, and"	word; and
Column 14, Lines 29-30	"on an associated data	on an associated data
	masking pins."	masking pin
Column 14, Line 37	"plurality of data masking	plurality of data
	pin"	masking pins
Column 15, Line 44	"and apply an active a	and apply an active
	data"	data
Column 16, Line 10	"to a clocks signal; and"	to a clock signal; and
Column 16, Line 40	"received write data	received write data
	words invert or not	words to invert or not
	invert"	invert

UNITED STATES PATENT AND TRADEMARK OFFICE **CERTIFICATE OF CORRECTION**

PATENT NO.

: 6,898,648 B2

Page 4 of 4

APPLICATION NO.: 10/081652

DATED INVENTOR(S) : May 24, 2005 : Paul A. LaBerge

It is certified that error appears in the above-identified patent and that said Letters Patent is hereby corrected as shown below:

	READS	SHOULD READ
Column 16, Line 51	"word including the data	word, including the data
	bus inversion data	bus inversion data,
	applies to a"	applies to a
Column 17, Line 48	"to a clocks signal; and"	to a clock signal; and
Column 18, Line 34	"received write data	received write data
	words invert or not	words to invert or not
	invert	invert

Signed and Sealed this

Eleventh Day of December, 2007

JON W. DUDAS Director of the United States Patent and Trademark Office